

Figure 2




Figure 3





Figure 4




Notes:

- P_L is the low voltage terminal of the switch and the P_H is the high one. Q1 is a n-channel enhancement MOSFET

Figure 5

(A) RDS ON









Table 1: Output /Input Levels of EALS

Table 1: Output /Input Lov	
	V _{HL}
Gate	1
0	1
0	0
1	
1	0⇔3V
1⇔3V	
	1⇔non zero
0⇔0V	
$V_{HL} = AC \text{ voltage drop from } P_H \text{ to } P_L$	
V., = AC voltage drop from 2 fr	
Gate = DC voltage drop to ground	
Gate = DC voltage drop to 8-	
Curt	









→ IG. 9

4